In this paper, a new all-digital asynchronous sample-rate converter (SRC) for video signals with an effective resolution of 12 bits using digital signal processing is presented. It is designed for the high quality requirements that exist in professional equipment for CATV head ends. The architecture of the digital SRC which is optimized for an implementation with small memory and low processing power is shown in detail. Furthermore, the design of the building blocks is illustrated and the results of a simulation on bit level are presented.
INTRODUCTION
Up to now most TV networks have been using analog techniques for transmitting, distributing and storing video signals. More and more, particularly in TV studios, digital techniques are preferred [1, 2, 3, 4] . The most important parameter of a digital signal is its sampling frequency which mostly depends on the digital system processing the signal. Often, the standardized sampling frequency f S,1 = 13.5 MHz is used for color video blanking and synchronizing signals (CVBS signals) according to the ITU color television standard [2, 5] . Therefore, problems will arise if such signals are fed directly into digital transmission or storing systems working with a different and asynchronous sampling frequency f S ,2 in comparison to the signal source. Consequently, an asynchronous sample-rate converter is needed for the interface [6] . A straight forward solution would be the use of a D/A converter operating with f S ,1 which is connected to an A/D converter operating with the new sampling frequency f S ,2 ( Fig. 1) . To attenuate the unwanted spectral parts at n f S 
is required. It operates as reconstructing and antialiasing filter, simultaneously. However, this method suffers from all known disadvantages of analog signal processing. Therefore, an all-digital solution is preferred [7, 8] .
In recent years, asynchronous SRCs have been designed for audio signals [9, 10, 11] . In contrast, video signals have a higher bandwidth but require a smaller word length. With todays digital technology an implementation is possible. . The output are samples on a time base which is L times faster in comparison to the input signal. Each sample is latched in a hold circuit until it is substituted by its successor. As shown in Fig. 2 (bottom) , the hold circuit implements the transition from the discrete-time signal into a step shaped continuous-time signal ~( ) y t . Finally, this signal is sampled with the output sampling frequency f S ,2 . However, for large values of L it is almost not possible to calculate every output sample of the interpolation filter H SRC due to the increased speed requirements of the technology. Therefore, an efficient solution calculating only those samples needed for the output signal y n ( ) is presented in this paper.
Fig. 1. Analog asynchronous sample-rate converter
PRECONDITIONS
For the design of the SRC it is necessary to define some preconditions:
• Both sampling frequencies f S ,1 and f S ,2 shall satisfy the sampling theorem f f 
Obviously, f S ,2 is derived from the synchronous digital hierarchy (SDH) which is used for the transmission of the video signal in the TV network mentioned in section 1. This clock signal is asynchronous to the sampling clock with frequency f S ,1 . Thus, for the frequency ratio k we obtain
10473 . 
If we use the normalized sampling function in the frequency domain
we obtain the spectrum of the output signal y n 
It is obvious from equation (12) that the spectrum of the output signal y n ( ) is periodic and that the sample-rate conversion by factor k is achieved due to the factor k in the exponent of the argument on the right side. For the synchronous case k L holds and equation (12) becomes
. (13) The reasons for the error caused by the SRC are:
The filter H SRC has a finite attenuation and due to the discrete-time processing a periodic magnitude response with period Lf S ,1 . Fig. 3 clarifies these facts. The spectral components around i Lf S
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attenuates those spectral parts. Due to the sampling with f S ,2 , these residual spectral components interfere with the wanted part of the spectrum in the frequency range f f C according to (12) . 
As it can be shown in a similar way which is not done herein, the SNR for a discrete-time signal with constant amplitude density spectrum Af S ,1 in the frequency range | | f f C and null in the frequency range
is 3 times higher than in (17) (Fig. 3b) .
If we consider the equivalent noise bandwidth of the hold circuit in the case of white noise
we find that f eq is L times higher than the maximum cut-off frequency f f C S ,max , 1 2 of the signal. Further, if we assume that the magnitude response in the stop band of the interpolation filter H SRC is a constant 
For the values used in section 2, L 3370 holds. If we take into account the finite attenuation of the filter H SRC in its stop band, we have to postulate using (19):
Therefore, we obtain the inequality for 
A S,1 f 
and is accomplished very well by the values according to (24) and (25).
DESIGN
In order to reduce the overall number of coefficients and to reduce the processing power it is helpful to split the filter H SRC into a cascade of various filters performing the interpolation of the signal in several stages. Therefore, most filters of the cascade can operate at a lower sampling frequency than f S ,2 and we can profit from the benefits of half-band filters, M-band filters, multi-rate signal processing and polyphase filter structures. A good approach is to split the interpolation factor into 3 subfactors for H 2 a stop band attenuation of approximately 115 dB and passband ripples of less than 0.001 dB are achieved for both filters.
For the design of the M-band filter H 3 the method in [13] is well-suited. This design method uses a LMS approach to minimize the error of the interpolated signal in time domain. The coefficients for the H 3 can be calculated with the following Matlab function [14] : . , ,
the finite impulse response h n 3 ( ) with N 3 6144
coefficients shown in Fig. 4 is obtained. 
where 0 1024 p n ( ) is the polyphase index of the impulse response h n 3 ( ) that corresponds to the output sample y at time n . The polyphase decomposition of H 1 and H 2 is not shown in Fig. 5 . The samples x m ( ) are stored in a circular buffer (FIFO). The instant of time when a rising edge of the output clock with frequency f S ,2 occurs determines which group of 6 samples from x m ( ) is required to compute the corresponding output sample. That group is identified by the read index s n ( ) . In addition, the polyphase index p n ( ) depends on the instant of time of the output sample, too. 
The dependency of s n ( ) and p n ( ) on a certain instant of time n is shown in Fig. 7 and will be discussed in section 4. In order to determine the correct value of the read index s n ( ) and the polyphase index p n ( ) for a certain instant of time n , it is necessary to know the actual ratio k of the sampling frequencies defined in (5) . Particularly, we have to know which sample of the L possible samples between x m ( ) and x m ( ) 1 has to be computed. Fig. 10 shows that this information can be deduced from the input and output clock. Fig. 10 . Controlling of the polyphase index and read index If we assume that the ratio k only varies very slowly with time, then we can employ an all-digital phase locked loop (PLL) as shown in Fig. 11 in order to determine the ratio k in relative short time and with high precision. The advantage of this method is that no part of the SRC operates with a clock frequency higher than 2 1 f S , .
The PLL tracks the phase 1 ( ) m of the input clock and controlls the phase 2 ( ) n of the oscillator. In case of an all-digital PLL only the phase accumulator of a numerically controlled oscillator (NCO) is necessary to implement this operation. The sine-wave output of the NCO is not needed. If the PLL operates with the output sampling frequency f S ,2 and is locked and settled, the phase increment 1 in Fig. 11 equals to the ratio k In order to compare this phase with the phase 2 ( ) n , 1 ( ) m has to be converted to the output time base. This transition is carried out by the block "clock transition" in Fig. 11 containing two registers. Usually, if the value from register 1 is taken into register 2 at the same instant of time while the value of register 1 is changing an error might occur. Since a Gray code is used, even in this case the new value in register 2 is valid. After Gray decoding the value is multiplied by the constant 2 14 . This yields a higher resolution for the phase difference n n n 1 2 .
Anyway, because of the interpolation factor L from (24) a resolution of at least 2 12 is necessary. Due to the limited word length of the Gray counter and of the phase accumulator overflows occur periodically. Usually, ( ) n is very small, but in these cases ( ) n can become very large. To avoid disturbances of the settled state of the PLL and to avoid overflows in the loop filter H PLL , a limiter keeps | ( )| n to a maximum of 2 20 before the signal is fed into the loop filter. But, the threshold of the limiter should be high enough so that it is not limiting during the settling time of the PLL.
The task of the loop filter H PLL is to attenuate high frequency noise in ( ) n . The lower the cut-off frequency of H PLL the more precise is the average value of phase increment 1 . The loop filter consists of a first order IIR filter followed by an integrator [10] (Fig. 12) . To achieve a fast settling of 1 ( ) n and a low noise value after settling the PLL can switch between two filter characteristics. Depending on the magnitude of ( ) n a comparator decides whether the output signal of filter IIR1 or IIR2 is used. Using the coefficients from Tab. 1, we can write in z domain 
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PERFORMANCE
The performance of the SRC is measured in terms of the noise power and distortion which is added to the input signal, e.g., a sine-wave input. The sine-wave is chosen in such a way that its period is an integer multiple K of the output sampling period 1 2 f S , . Using the DFT with length N we obtain for the unweighted THD+N ratio (total harmonic distortion and noise) in the frequency range of interest 16 shows the magnitude response of the sinewave output with f ≈ 4.13 MHz for the frequency ratio from (5) . The peaks limiting the spurious free dynamic range (SFDR) are caused by the finite attenuation of the interpolation filter, the effect of the hold circuit discussed in subsection 3.1 and the limited accuracy of the PLL. The SFDR is 78.0 dB and the THD+N is 73.1 dB referring to an effective resolution of 12 bits as established in (6) . The SFDR and THD+N as funtions of frequency are shown in Fig. 17 . The desired signal-tonoise ratio of 73 dB is achieved in the full bandwidth up to f C = 5 MHz. The passband ripple of the SRC is less than ±0.002 dB. For the sampling frequencies f S ,1 and f S ,2 from section 2 the overall processing power needed for the SRC is about 548 billion fixed point multiplications and 1067 billion additions per second. 
CONCLUSION
The completely digital asynchronous sample-rate converter presented in this paper meets the requirements for professional processing of video signals with up to 5 MHz bandwidth and has an effective resolution of 12 bits. Furthermore, its architecture requires low processing power and is well-suited for cost-effective implementation with state of the art digital signal processors and programmable logic devices.
